next up previous contents
Next: About this document ... Up: Stream Processors and their Previous: 11 Conclusions   Contents

Bibliography

1
I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan.
Brook for gpus: stream computing on graphics hardware.
ACM Trans. Graph., 23(3):777-786, 2004.

2
R. Gonzalez and M. Horowitz.
Energy dissipation in general purpose microprocessors.
IEEE Journal of Solid-State Circuits, 31(9):1277-1284, September 1996.

3
D. Greifendorf, J. Stammen, and P. Jung.
The evolution of hardware platforms for mobile "software defined radio" terminals.
Proceeding IEEE Personal, Indoor, and Mobile Radio Conference, Sept 2002.

4
H. Holma and A. Toskala.
WCDMA for UMTS: Radio access for third generation mobile communications, second edition, john wiley & sons, 2002.

5
A. Ibrahim and A. Davis.
Address acceleration mechanisms for an adaptive cellular telephony processor.
International Conference on Multimedia and Expo (ICME), 2005.

6
A. Ibrahim and A. Davis.
Exploiting data context switching in a low power VLIW coprocessor.
Workshop on Optimizations for DSP and Embedded Systems (ODES), in conjunction with IEEE/ACM International Symposium on Code Generation and Optimization (CGO), 2005.

7
A. Ibrahim, M. Parker, and A. Davis.
Energy efficient cluster coprocessors.
International Conference on Acoustics, Speech, and Signal Processing(ICASSP), May 2004.

8
T. Instruments.
Omapv2230.
Technical report, http://focus.ti.com/pdfs/wtbu/ti_omapv2230.pdf.

9
U. Kapasi, W. J. Dally, S. Rixner, J. D. Owens, and B. Khailany.
The Imagine stream processor.
In Proceedings 2002 IEEE International Conference on Computer Design, pages 282-288, Sept. 2002.

10
U. J. Kapasi, W. J. Dally, S. Rixner, P. R. Mattson, J. D. Owens, and B. Khailany.
Efficient conditional operations for data-parallel architectures.
In MICRO 33: Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, pages 159-170, New York, NY, USA, 2000. ACM Press.

11
F. Labonte, P. Mattson, W. Thies, I. Buck, C. Kozyrakis, and M. Horowitz.
The stream virtual machine.
pact, 00:267-277, 2004.

12
B. Mathew.
The Perception Processor.
PhD thesis, School of Computing, University of Utah, Aug. 2004.

13
P. Mattson, U. Kapasi, J. Owens, and S. Rixner.
Imagine programming system user's guide.
http://cva.stanford.edu/classes/ee482s/docs/ips_user.pdf, 2002.

14
D. Pham, T. Aipperspach, D. Boerstler, M. Bolliger, R. Chaudhry, D. Cox, P. Harvey, P. Harvey, H. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Pham, J. Pille, S. Posluszny, M. Riley, D. Stasiak, M. Suzuoki, O. Takahashi, J. Warnock, S. Weitzel, D. Wendel, and K. Yazawa.
Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor.

15
J. M. Rabaey, M. Potkonjak, F. Koushanfar, S. Li, and T. Tuan.
Challenges and opportunities in broadband and wireless communication designs.
In ICCAD, pages 76-83, November 2000.

16
M. Schulte, J. Glossner, S. Jinturkar, M. Moudgill, S. Mamidi, and S. Vassiliadis.
A low-power multithreaded processor for software defined radio.
Journal of VLSI Signal Processing Systems, 43, 2006.

17
M. B. Taylor, W. Lee, J. Miller, D. Wentzlaff, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal.
Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ilp and streams.
In ISCA '04: Proceedings of the 31st annual international symposium on Computer architecture, page 2, Washington, DC, USA, 2004. IEEE Computer Society.

18
K. van Berkel, F. Heinle, P. P. Meuwissen, K. Moerman, and M. Weiss.
Vector processor as an enabler for software defined radio in handheld devices.
EURASIP Journal on applied signal processing, 2005.


Binu K. Mathew, Ali Ibrahim